Interrupts (1)

Lecture 9

Yeongpil Cho

Hanynag University

Topics

- Interrupt Handling Basics
- Priority Management

Interrupt Handling Basics

Interrupts

Motivation

Inform processors of some external events timely

• Polling:

 You pick up the phone every three seconds to check whether you are getting a call.


• Interrupt:

 Do whatever you should do and pick up the phone when it rings.



ARMv7-M Interrupt Handling

- One Non-Maskable Interrupt (NMI) supported
- Up to 511 (496 external and 15 internal ones) prioritizable interrupts/exceptions supported
 - Interrupts can be masked
 - Implementation option selects number of interrupts supported
- Nested Vectored Interrupt Controller (NVIC) is tightly coupled with processor core



Interrupt Service Routine Vector Table

- First entry contains initial Main SP
- All other entries are addresses for
 - exception/interrupt handlers
 - Must always have LSBit = 1 (for Thumb)
- Table can be relocated
 - Use Vector Table Offset Register
 - Still require minimal table entries at 0x0 for booting the core
- Table can be generated using C code


0x40 + 4*N	External N
0x40	External 0
0x3C	SysTick
0x38	PendSV
0x34	Reserved
0x30	Debug Monitor
0x2C	SVC
0x1C to 0x28	Reserved (x4)
0x18	Usage Fault
0x14	Bus Fault
0x10	Mem Manage Fault
0x0C	Hard Fault
0x0C 0x08	Hard Fault NMI

Address

Interrupt Service Routine Vector Table of Cortex-M processors


	Exception	Name	Priority	Descriptions
ñ	1	Reset	-3 (Highest)	Reset
e &	2	NMI	-2	Non-Maskable Interrupt
Fault Mode & art-up Handle	3	Hard Fault	-1	Default fault if other hander not implemented
	4	MemManage Fault	Programmable	MPU violation or access to illegal locations
rault Mode & Start-up Handlers	5	Bus Fault	Programmable	Fault if AHB interface receives error
Sta	6	Usage Fault	Programmable	Exceptions due to program errors
_ ഗ	11	SVCall	Programmable	System SerVice call
tem Iler	12	Debug Monitor	Programmable	Break points, watch points, external debug
System Handlers	14	PendSV	Programmable	Pendable SerVice request for System Device
" I	15	Systick	Programmable	System Tick Timer
_ g	16	Interrupt #0	Programmable	External Interrupt #0
Custom Handlers	***	***	***	***
SI DE	***			***
고 품	255	Interrupt #239	Programmable	External Interrupt #239

Interrupt Handling Process




Stacking & Unstacking

• Current mode (either Thread mode or Handler mode)'s stack is used for stacking/unstacking.




- Stacking: The processor automatically pushes these eight registers into the stack before an interrupt handler starts
- Unstacking: The processor automatically pops these eight register out of the stack when an interrupt hander exits.

Stacking & Unstacking



Stacking & Unstacking




Exception Exits

- When the EXC_RETURN is loaded into the PC at the end of the exception handler execution, the processor performs an exception return sequence
- EXC_RETURN is generated and set to LR by processors when an exception arises.
- There are three ways to trigger the interrupt return sequence:

Return Instruction	Description
BX < reg >	If the EXC_RETURN value is still in LR, we can use the BX LR instruction to
	perform the interrupt return.
POP {PC}, or	Very often the value of LR is pushed to the stack after entering the exception
POP {, PC}	handler. We can use the POP instruction, either a single POP or multiple POPs, to
	put the EXC_RETURN value to the program counter. This will cause the processor
	to perform the interrupt return.
LDR, or LDM	It is possible to produce an interrupt return using the LDR instruction with PC as
	the destination register.

Registers



MSP: Main Stack Pointer

PSP: Process Stack Pointer

Which stack to use when exiting an interrupt?

- EXC_RETURN indicates processor mode and stack type to be activated when exiting an interrupt
- EXC_RETURN is generated dynamically according to processor mode and stack type on that point


No FP extension:

EXC_RETURN	Return Mode	Return Stack
0xFFFFFFF1	Handler	SP = MSP
0xFFFFFF9	Thread	SP = MSP
0xffffffD	Thread	SP = PSP

With FP extension:

EXC_RETURN	Return Mode	Return Stack
0xFFFFFE1	Handler	SP = MSP
0xFFFFFE9	Thread	SP = MSP
0xFFFFFED	Thread	SP = PSP





{} {} {} {} {}

Value

0x080001A3

0x200005F8

0x00000000

0x20000600

0x080001A3

0x200005F8

0x00000000

0x000000000

0x00000000

0x000000000

0x00000000

0x00000000

 0×000000000

0x200005C8

0xFFFFFFF9

0x0800017C

0x2100000B

0x200005C8

0x00000000

0x00

0x00

Handler

MSP

2740

Privileged


0.00034250

0

Registers


Register

--- Core





RØ	0
R1	1
R2	2
R3	3
R4	4
R12	12
(SP)	MSP
(LR)	0x08001000
(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000




Suppose SysTick interrupt occurs when PC = 0x08000044

main PROC addr = x08000044
MOV r3,#0
ENDP
/ addr = 0x0800001C
SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP


RØ	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	MSP
R14(LR)	0x08001000
R15(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000

	_
xxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	17

STACKING




RØ	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	MSP
R14(LR)	0xFFFFFF9
R15(PC)	0x0800001C
,	
xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000





STACKING

main PROC addr = 0x08000044
MOV r3,#0
ENDP
addr = 0x0800001C SysTick Handler PROC
EXPORT SysTick_Handler
ADD r3, #1 ADD r4, #1
BX lr
ENDP
LR = 0xFFFFFFF9 to indicate MSP is used.


RØ	0	
R1	1	
R2	2	
R3	3	
R4	4	
R12	12	
R13(SP)	MSP	
R14(LR)	0xFFFFFF9	
R15(PC)	0x0800001C	
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	








RØ	0	
R1	1)
R2	2	
R3	4	
R4	5	
R12	12	
R13(SP)	MSP	
R14(LR)	0xFFFFFFF9	
R15(PC)	0x08000020	
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	




21




RØ	0	
R1	1	
R2	2	
R3	4	
R4	5	
R12	12	
(13(SP)	MSP	
R14(LR)	0xFFFFFF9	
(15(PC)	0x08000024	
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	



UNSTACKING




R0	0
R1	1
R2	2
R3	4
R4	5
R12	12
13(SP)	MSP
14(LR)	0xFFFFFF9
15(PC)	0x08000024
xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000





23

UNSTACKING




RØ	0	
R1	1	
R2	2	
R3	3	
R4	5	
R12	12	
R13(SP)	MSP	
R14(LR)	0x08001000	
R15(PC)	0x08000044	
xPSR	0x21000000	
MSP	0x20000200	
PSP	0x00000000	






RØ	0	
R1	1	
R2	2	
R3	3	
R4	5	
R12	12	
B(SP)	MSP	
↓(LR)	0x08001000	
S(PC)	0x08000044	
xPSR	0x21000000	
MSP	0x20000200	
PSP	0×00000000	

0x20000200
0x200001FC
0x200001F8
0x200001F4
0x200001F0
0x200001EC
0x200001E8
0x200001E4
0x200001E0
0x200001DC
0x200001D8
0x200001D4
0x200001D0
0x200001CF
25





	1
xxxxxxx	0x20000200
	0x200001FC
/	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	J

STACKING





RØ	0	
R1	1	
R2	2	
R3	3	
R4	4	
R12	12	
R13(SP)	MSP	
R14(LR)	0xFFFFFF9	
R15(PC)	0x0800001C	
		-
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	







0	
1] :
2	
3	
5	
12	
MSP	
0xFFFFFFF9	
0x08000020	
0x21000000	
0x200001E0	
0x00000000	
	1 2 3 5 12 MSP 0xFFFFFF9 0x08000020 0x21000000 0x200001E0






RØ	0	
R1	1]
R2	2	
R3	3	
R4	4	
R12	12	
R13(SP)	MSP	
R14(LR)	0x08000024	
R15(PC)	0x080000F0	
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	






		_
RØ	0	
R1	1] ;
R2	2	
R3	3	
R4	4	
R12	12	
R13(SP)	MSP	
R14(LR)	0x08000024	
R15(PC)	0x080000F0	
		-
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	





UNSTACKING won't occur!




RØ	0	
R1	1	
R2	2	
R3	3	
R4	4	
R12	12	
13(SP)	MSP	
14(LR)	0x08000024	
15(PC)	0x080000F0	
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	










Interrupt Number in PSR

- Valid exception numbers on ARMv7-M
 - 1 to 511




Enable an Interrupt/Exception

- Enable a system exception $(0\sim15)$
 - Some are always enabled (cannot be disabled)
 - No centralized registers for enabling/disabling
 - Each is controlled by its corresponding components, such as SysTick module
- Enable a peripheral interrupt (16~)
 - Centralized register arrays for enabling/disabling
 - NVIC's **ISER** 0~15 registers for enabling
 - Interrupt Set Enable Register
 - supports up to (32 * 16 = 512) interrupts
 - NVIC's **ICER** 0~15 registers for disabling
 - Interrupt Clear Enable Register
 - ICERs override ISERs


Enabling Peripheral Interrupts

Interrupt Set Enable Register 0 (ISER0)



Disabling Peripheral Interrupts

Interrupt Clear Enable Register 0 (ICER0)



Priority Management

Interrupt/Exception Priority

- Inverse Relationship:
 - Lower priority value means higher urgency.
 - Priority of Interrupt A = 5,
 - Priority of Interrupt B = 2,
 - B has a higher priority/urgency than A.
- Fixed priority for Reset, HardFault, and NMI.

Exception	IRQn	Priority
Reset	N/A	-3 (the highest)
Non-maskable Interrupt (NMI)	14	-2 (2 nd highest)
Hard Fault	13	-1


Adjustable for all the other interrupts and exceptions

Peripheral Interrupt Priority

- Interrupt priority is configured by Interrupt Priority Register (IPR) 0~123
 - 124 IPRs * 4 priority configuration per IPR = 496


(= Total # of peripheral interrupts supported on ARMv7-M)

- Each priority consists of two fields, including preempt priority number and sub-priority number.
 - Available bits in a priority byte are device-implementation defined.
 - ranging from 3 to 8 bits
 - The preempt priority number defines the priority for preemption.
 - The sub-priority number determines the order when multiple interrupts are pending with the same preempt priority number.




Peripheral Interrupt Priority

- The lengths of the Preemption Priority-field and the Subpriority Number-field are configurable within valid priority bits.
 - Preemption Priority-field should be located at MSB
- Why?
 - Easier porting!
 - Programs implemented on many-bit priority-level device can run on small-bit priority level device without inversion of priority.
 - example: 4/4 bits priority fields \rightarrow 2/2 bits priority fields



System Interrupt Priority

• 3 SHPRs (System Handler Priority Register) determine priorities of system exceptions and interrupts,



Exception-masking registers

- PRIMASK: Set current execution priority to 0
 - All interrupts are disabled except for NMI, hard fault, and reset

```
MOV R0, #1
MSR PRIMASK, R0
```

- FAULTMASK: Set current execution priority to -1
 - All interrupts are disabled except for NMI and reset
- BASEPRI: Disable all interrupts of the same or lower priority level
 - Example
 - disabling interrupts whose priority levels are equal to or lower than 0x60

```
MOV R0, #0x60
MSR BASEPRI, R0
```

Summary

- Interrupt handling process
 - stacking/unstacking
 - exception return
- Priority management